

1Gb SLC SPI-NAND Flash Specification

A5U1GA21ASC



Zentel Electronics Corp.

Zentel

A5U1GA21ASC

128M x 8bit SPI-NAND Flash Memory

General Description

Offered in small SOIC-16 package and standard serial peripheral interface (SPI), providing a cost-effective non-volatile memory storage solution in system where pin count and PCB space must be kept to a minimum. This device is 1Gb with spare 32Mbit capacity. The device is offered in 3.3V Vcc. A program operation can be performed in typical 400us on the 2,112-bytes page and an erase operation can be performed in typical 4ms on a (128K+4K) bytes block. The serial I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of this device's extended reliability of 100K program/erase cycles by providing ECC (Error Correcting Code) with real time mapping-out algorithm.

With internal 1bit ECC correction capability, this device is an alternative to SPI-NOR, offering superior write performance and cost per bit over SPI-NOR.

Features

■ Voltage Supply: 3.3V (2.7V ~ 3.6V)

■ Maximum Frequency: 104MHz

■ Power up Ready Time: 1ms (maximum value)■ Max Reset Busy Time: 1ms (maximum value)

Data Width: $x1, x2^{(1)}, x4$

■ Internal 1-bit ECC correction capability

■ Package: SOIC-16

Operating Temperature:

➤ Commercial: $0 \sim 70^{\circ}\text{C}$ ➤ Industrial: $-40 \sim 85^{\circ}\text{C}$

■ Organization

Memory Cell Array: (128M +4M) x 8bit
 Data Register: (2K + 64) x 8bit

Automatic Program and Erase

▶ Page Program: (2K + 64) bytes
 ▶ Block Erase: (128K + 4K) bytes

■ Page Read Operation

Page Size: (2K + 64) bytes

Read from Cell to Register

With Internal ECC: 100us

■ Memory Cell: 1bit/Memory Cell

■ Support SPI-Mode 0 and SPI Mode 3⁽²⁾

■ Fast Write Cycle Time

Program time: 400us (Typ.)Block Erase time: 4ms (Typ.)

■ Hardware Data Protection

Program/Erase Lockout During Power Transitions

■ Reliable CMOS Floating Gate Technology

ECC Requirement: 1bit/528bytes

➤ Endurance: 100K Program/Erase Cycles

Data Retention: 10 Years

Command Register Operation

■ Number of Partial Program(NOP): 4 cycles

■ One-Time Programmable(OTP) Operation

Number of OTP pages: 30 pagesNOP for OTP area: 1 cycle

■ Bad Block Protect

■ Boot Read


Note: 1. x2 program operation is not defined.

2. Mode 0: CPOL =0, CPHA =0; Mode 3: CPOL =1, CPHA=1

Zentel Electronics Corporation reserve the right to change products or specification on without notice.



Part Number








128M x 8bit SPI-NAND Flash Memory

Pin Configuration



Pin Description

Pin Name	Pin Function
	Chip Select (Input)
GG.II	The device is activated ¹ /deactivated ² as CS# is driven LOW/HIGH.
CS#	After power-on, the device requires a falling-edge on CS# before any command can be written. The device goes to
	standby mode when no PROGRAM, ERASE, or WRITE STATUS REGISTER operation is in progress.
	Hold (Input) / SIO3 (Input / Output)
1101 D# / 8103	Hold pauses any serial communication with the device without deselecting it. ³ When driven LOW, SO is at high
HOLD# / SIO3	impedance (Hi-Z), and all inputs in SI and SCK are ignored; CS# also should be driven LOW.
	HOLD# must not be driven during x4 operation.
	Write Protect (Input) / SIO2 (Input / Output)
WP# / SIO2	WP# is driven LOW to prevent overwriting the block-lock bits (BP0, BP1, and BP2) if the block register write
WF#/ SIO2	disable (BRWD) bit is set. ⁴
	WP# must not be driven during x4 operation.
	Serial Clock (Input)
	SCK provides serial interface timing.
SCK	Address, commands, and data in SI are latched on the rising edge of SCK.
	Output (data in SO) is triggered after the falling-edge of SCK.
	The clock is valid only when the device is active. ⁵
	Serial Data Input (Input) / SIO0 (Input / Output)
SI / SIO0	SI transfers data serially into the device. Device latches addresses, commands, and program data in SI
	on the rising-edge of SCK. SI must not be driven during x2 or x4 READ operation.
	Serial Data Output (Output) / SIO1 (Input / Output)
SO / SIO1	SO transfers data serially out of the device on the falling-edge of SCK.
	SO must not be driven during x2 or x4 READ operation.
Vcc^6	Power
	Vcc is the power supply for device.
Vss ⁶	Ground
N.C.	No Connection
N.C.	Not internally connected.

- 1. CS# places the device in active power mode.
- 2. CS# deselects the device and places SO at high impedance.
- 3. It means HOLD# input doesn't terminate any READ, PROGRAM, or ERASE operation currently in progress.
- 4. If the BRWD bit is set to 1 and WP# is LOW, the block protect bits can't be altered.
- 5. SI and SO can be triggered only when the clock is valid.
- 6. Connect all Vcc and Vss pins of each device to common power supply outputs. Do not leave Vcc or Vss disconnected.



Block Diagram




Figure 1 Functional Block Diagram




Figure 2 Array Organization



128M x 8bit SPI-NAND Flash Memory

Command Set

Command	Op Code	Address Bytes	Dummy Bytes	Data Bytes
BLOCK ERASE	D8h	3	0	0
GET FEATURE ¹	0Fh	1	0	1
SET FEATURE	1Fh	1	0	1
WRITE DISABLE	04h	0	0	0
WRITE ENABLE	06h	0	0	0
PROGRAM LOAD	02h	2	0	1 to 2112
PROGRAM LOAD x4 ²	32h	2	0	1 to 2112
PROGRAM LOAD RANDOM DATA	84h	2	0	1 to 2112
PROGRAM LOAD RANDOM DATA x4 ²	34h	2	0	1 to 2112
PROGRAM EXECUTE	10h	3	0	0
PAGE READ	13h	3	0	0
READ FROM CACHE	03h, 0Bh	2	1	1 to 2112
READ FROM CACHE x2	3Bh	2	1	1 to 2112
READ FROM CACHE x4 ²	6Bh	2	1	1 to 2112
READ ID ³	9Fh	1	0	2
RESET	FFh	0	0	0

- 1. Refer to Feature Register.
- 2. Command/Address is 1-bit input per clock period, data is 4-bit input/output per clock period.
- 3. Address is 00h to get JEDEC ID

Table 1 Command Set

128M x 8bit SPI-NAND Flash Memory

Absolute Maximum Ratings

Parameter	Symbol Rating		Unit	
	Vcc	-0.6 to +4.6		
Voltage on any pin relative to Vss	Vin	V _{IN} -0.6 to +4.6		
	V _{I/o}	-0.6 to Vcc+0.3(<4.6V)		
Temperature Under Bias	TBIAS	-40 to +125	°C	
Storage Temperature	Тѕтс	-65 to +150	$^{\circ}\! \mathbb{C}$	
Short Circuit Current	Ios	5	mA	

NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

(Voltage reference to GND, Commercial: $T_A=0$ to $70^{\circ}C$, Industrial: $T_A=-40$ to $85^{\circ}C$)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	2.7	3.3	3.6	V
Supply Voltage	Vss	0	0	0	V

DC and Operation Characteristic

(Recommended operating conditions otherwise noted)

Parameter		Symbol	Test Conditions	Min.	Typ. ²	Max.	Unit
	Page Read with Serial Access	I cc1	fc=104MHz, CS#=VIL, Iout=0mA	-	16		
Operating Current	Program	Icc2	-	-	16	20	mA
	Erase	Icc3	-	-	16		ША
Stand-by Curr	rent (TTL)	I _{SB1}	CS#=VIH, WP#=0V/VCC	-	-	1	
Stand-by Curi	rent (CMOS)	Isb2	CS#=Vcc-0.2, WP#=0V/Vcc	-	10	50	
Input Leakage Current		Ili	V _{IN} =0 to V _{CC} (max.)		-	+/-10	uA
Output Leakage Current		ILO	Vout=0 to Vcc (max.)		-	+/-10	
Input High Vo	oltage	V _{IH} ¹	-	0.7xVcc	-	Vcc+0.3	
Input Low Voltage, All inputs		VIL 1	-	-0.3	-	0.2xVcc	v
Output High Voltage Level		Voh	Iон=-20 uA	0.7xVcc	-	-]
Output Low V	/oltage Level	Vol	IoL=1mA	-	1	0.15Vcc	

- 1. VIL can undershoot to -0.4V and VIH can overshoot to Vcc + 0.4V for durations of 20 ns or less.
- 2. Typical value are measured at Vcc=3.3V, TA=25°C. Not 100% tested.



128M x 8bit SPI-NAND Flash Memory

Valid Block and Error Management

Description	Definition
Minimum / Maximum number of valid block number of block	1004 / 1024
Bad block mark	non FFh
Mark location	Column 2048 of page 0 and page 1

- 1. The device may include initial invalid blocks when first shipped. The number of valid blocks is presented **as first shipped**. Invalid blocks are defined as blocks that contain one or more bad bits which cause status failure during program and erase operation. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for appropriate management of initial invalid blocks.
- 2. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block at the time of shipment and is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/528Byte ECC.



128M x 8bit SPI-NAND Flash Memory

AC Test Condition

(Commercial: $T_A{=}0$ to 70°C , Industrial: $T_A{=}$ -40 to 85°C , $Vcc{=}2.7V$ ~ 3.6V)

Parameter	A5U1GA21ASC
Input Pulse Levels	0.2Vcc to 0.8Vcc
Input Rise and Fall Times	Max.: 2.4ns
Input and Output Timing Levels	Vcc/2
Output Load	1 TTL GATE and C _L =15pF

Capacitance

 $(T_A=25^{\circ}C, V_{CC}=3.3V, f=1.0MHz)$

Item	Symbol	Test Condition	Min.	Max.	Unit
Input / Output Capacitance	CI/O	VIL=0V	-	8	pF
Input Capacitance	Cin	V _{IN} =0V	-	8	pF

NOTE: Capacitance is periodically sampled and not 100% tested.

Read / Program / Erase Timing Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit
Average Program Time	t PROG	-	400	900	us
Number of Partial Program Cycles in the Same Page	NOP	1	-	4	cycle
Block Erase Time	tbers	-	4	10	ms
Data Transfer from Cell to Register with Internal ECC	trd	-	-	100	us



128M x 8bit SPI-NAND Flash Memory

General Timing Characteristics

Parameter	Symbol	Min.	Max.
Clock frequency	fc		104MHz
Hold# non-active hold time relative to SCK	tcd	4.5ns	
Hold# hold time relative to SCK	tсн	4.5ns	
Command deselect time	tcs	100ns	
CS# setup time	tcss	5ns	
CS# hold time	tcsн	5ns	
The last valid Clock low to CS# high	tcscl	5ns	
Output disable time	tdis		20ns
Hold# non-active setup time relative to SCK	thc	4.5ns	
Hold# setup time relative to SCK	thd	4.5ns	
Data input setup time	tsudat	2ns	
Data input hold time	thddat	5ns	
Output hold time	tно	Ons	
Hold# to output Hi-Z	thz		7ns
Hold# to output Low-Z	tlz		7ns
Clock low to output valid	tv		8ns
Clock high time	twн	4.5ns	
Clock low time	twL	4.5ns	
Clock rise time (slew rate)	tcrt	0.1V/ns	
Clock fall time (slew rate)	t CFT	0.1V/ns	
WP# setup time	twps	20ns	
WP# hold time	twpн	100ns	
Resetting time during Idle/Read/Program/Erase	trst		5/5/10/500us

NOTE: For first RESET condition after power up, trst will be 1ms MAX.



Technical Notes

Bus Operation

SPI NAND supports two SPI modes: (Mode 0) CPOL (clock polarity) = 0, CPHA (clock phase) = 0 (Mode 3) CPOL=1, CPHA=1

Input data is latched in on the rising edge of SCK, and output data is available from the falling edge of SCK for both modes.

When CS# is high, keep SCK at Vcc (Mode 0) or Vss (Mode 3). Do not begin toggling SCK until after CS# is driven LOW.




Figure 3 SPI Modes Timing



One-Time Programmable (OTP) Operations

This device offers one-time programmable memory area. Thirty full pages of OTP data are available on the device, and the entire range is guaranteed to be good. The OTP area is accessible only through the OTP commands.

The OTP area leaves the factory in an unwritten state. The OTP area cannot be erased, whether it is protected or not. Protecting the OTP area prevents further programming of that area. It means the OTP area becomes read-only after being locked.

The OTP area is only accessible while the OTP enable bit is set to 1. To set the device to OTP operation mode, issue the Set Feature (1Fh) command. When the device is in OTP operation mode, subsequent Read and/or Page Program (both x1 and x4) are applied to the OTP area. Please refer to relative command sequences defined in datasheet. When you want to come back to normal operation, you need to set OTP enable bit to 0. Otherwise, device will stay in OTP mode.

OTP Read:

- Issue the Set Feature (1Fh) command.
- Issue the feature address (B0h).
- Set the OTP enable bit to 1.
- Issue the Page Read (13h) command.

OTP Program:

- Issue the Set Feature (1Fh) command.
- Issue the feature address (B0h).
- Set the OTP enable bit to 1.
- Issue the Write Enable (06h) command.
- Issue the Program Load (02h) and Program Execute (10h) commands.

OTP Lock:

- Issue the Set Feature (1Fh) command.
- Issue the feature address (B0h).
- Set both the OTP enable and OTP protect bits to 1.
- Issue the Program Execute (10h) command.

		Set Feature
OTD On small on made	Read	1Fh - B0h ¹ - 40h or 50h ²
OTP Operation mode	Page Program	1Fh - B0h - 40h or 50h
OTP Protection mode	Program Protect	1Fh - B0h - C0h or D0h
OTP Release mode	Leave OTP mode	1Fh - B0h - 00h or 10h

NOTE:

- 1. B0h is OTP status register address.
- 2. 40h (50h), 00h (D0h), and 00h (10h) are OTP register data values as ECC disabled (enabled).

Table 2 OTP Modes and Commands

Description	Value
Number of OTP pages	30
OTP page address	00h – 1Dh
Number of partial page programs for each page in the OTP area	1

Table 3 OTP Area Details

128M x 8bit SPI-NAND Flash Memory

Feature Operations

The GET FEATURE (0Fh) and SET FEATURE (1Fh) commands are used to alter the device behavior from the default power-on behavior. These commands use a 1-Byte feature address to determine which feature is to be read or modified.

When a feature is set, it remains active until the device is power cycled or the feature is written to. Unless otherwise specified in Table 4, once the device is set, it remains set, even if a RESET (FFh) command is issued.

Register	Address	Data Bits							
		7	6	5	4	3	2	1	0
Block Lock	A0h	BRWD ¹	Reserved	BP2	BP1	BP0	Reserved	Reserved	Reserved
OTP	B0h	OTP Protect	OTP Enable	Reserved	ECC Enable ²	Reserved	Reserved	Reserved	Reserved
Status	C0h	Reserved	Reserved	ECC_S1	ECC_S0	P_Fail	E_Fail	WEL ³	OIP
Output Driver	D0h ⁴	Reserved	DRV_S1	DRV_S0	Reserved	Reserved	Reserved	Reserved	Reserved

- 1. The block lock register cannot be changed if BRWD is enabled and WP# is LOW, (38h) is the default data byte value for Block Lock Register after power-up.
- 2. 1-bit internal ECC for all READ and PROGRAM operations can be enabled (ECC enable = 1) or disabled (ECC enable = 0), (10h) is the default data byte value for OTP Register after power-up.
- 3. WEL = 0 is the default data bit value for Status Register after power-up.
- 4. (20h) is the default data byte value for Output Driver Register after power-up.

Table 4 Feature Settings

BP2 (5)	BP1 (4)	BP0 (3)	Protected Rows
0	0	0	None; all unlocked
0	0	1	Upper 1/64 locked
0	1	0	Upper 1/32 locked
0	1	1	Upper 1/16 locked
1	0	0	Upper 1/8 locked
1	0	1	Upper 1/4 locked
1	1	0	Upper 1/2 locked
1	1	1	All locked (default)

Table 5 Block Protect Bits of Block Lock Register

128M x 8bit SPI-NAND Flash Memory

OTP Protect Bit (7)	OTP Enable Bit (6)	State
0	0	Normal operation (read array)
0	1	Access OTP space
1	0	Not applicable
1	1	Lock the OTP area

Table 6 OTP State Bits of OTP Register

DRV_S1	DRV_S0	Driver Strength
0	0	100%
0	1	75%
1	0	50%
1	1	25%

Table 7 Driver Strength Bits of Output Driver Register




Figure 4 GET FEATURE (0Fh) Timing




Figure 5 SET FEATURE (1Fh) Timing



Array Write Enable/Disable

The WRITE ENABLE (06h) command sets the WEL bit (in status register) to 1. This is required in the following WRITE operations that change the contents of the memory array: PAGE PROGRAM, BLOCK ERASE, and OTP PROGRAM.

Contrarily, the WRITE DISABLE (04h) command sets the WEL bit to 0. This disables PAGE PROGRAM, BLOCK ERASE, and OTP PROGRAM.




Figure 6 WRITE ENABLE (06h) Timing




Figure 7 WRITE DISABLE (04h) Timing

128M x 8bit SPI-NAND Flash Memory

Status Register

Software can read status register during the NAND device operation by issuing GET FEATURE (0Fh) command, followed by the feature address C0h. The status register will output the status of the operation, refer to Table 4, Table 8 and Table 9.

Bit Name Mode		Description	
Program fail (Bit 3)	R	P_Fail is set to 1 as a program failure has occurred. P_Fail = 1 will also be set if the user attempts to program an invalid address or a locked region. P_Fail is set to 0 during the PROGRAM EXECUTE command sequence or the RESET command.	
Erase fail (Bit 2)	R	E_Fail is set to 1 as an erase failure has occurred. E_Fail = 1 will also be set if the user attempts to erase a locked region, or if ERASE operation fails. E_Fail is set to 0 at the start of the BLOCK ERASE command sequence or the RESET command.	
Write enable latch (Bit1)	W	WEL must be set to 1 to indicate the current status of the write enable latch, prior to issuing PROGRAM EXECUTE or BLOCK ERASE command. It is set by issuing WRITE ENABLE command. WEL is disabled (WEL = 0) by issuing the WRITE DISABLE command.	
Operation in progress (Bit 0)	R	OIP is set to 1 when the device is busy; it means a PROGRAM EXECUTE, PAGE READ, BLOCK ERASE, or RESET command is executing. OIP is cleared to 0 as the interface is in ready state.	
ECC_Status1 (Bit 5) ECC_Status0 (Bit 4)	R	Table 9 shows the ECCS definitions. ECC_S is set to 00h either following a RESET, or at the beginning of the READ. It is then updated after the device completes a valid READ operation. ECC_S is invalid if ECC is disable (via a SET FEATURE command to Bit 4 in OTP register).	

Table 8 Bits of Status Register

ECCS1 (5)	ECCS0 (4)	Description
0	0	No errors
0	1	1-bit error detected and corrected
1	0	2-bits errors detected and not corrected
1	1	Reserved

Table 9 ECC Status Bits of Status Register



128M x 8bit SPI-NAND Flash Memory

Error Management

Mask Out Initial Invalid Blocks

Initial invalid blocks are defined as blocks that contain one or more initial invalid bits whose reliability is not guaranteed. The information regarding the initial invalid blocks is called the initial invalid block information. Devices with initial invalid blocks have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An initial invalid block does not affect the performance of valid blocks because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the initial invalid blocks via address mapping.

The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/528Byte ECC.

Identifying Initial invalid Blocks

Unpredictable behavior may result from programming or erasing the defective blocks. Figure 8 illustrates an algorithm for searching factory-mapped defects, and the algorithm needs to be executed prior to any erase or program operations.

A host controller has to scan blocks from block 0 to the last block using page read command and check the data at the column address 2048 of page 0 and page 1. If the read data is not FFh, the block is interpreted as an invalid block. The initial invalid block information is erasable, and which is impossible to be recovered once it has been erased. Therefore, the host controller must be able to recognize the initial invalid block information and to create a corresponding table to manage block replacement upon erase or program error when additional invalid blocks develop with Flash memory usage.







Figure 8 Algorithm for Bad Block Scanning

Block Replacement

Within its lifetime, number of invalid blocks may increase with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of failure after ERASE or PROGRAM in status register, block replacement should be done. Because PROGRAM status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block.

In case of READ, ECC must be employed. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The additional block failure rate does not include those reclaimed blocks.



128M x 8bit SPI-NAND Flash Memory

ECC Protection

ECC is enabled after device power-up, so the default PROGRAM and READ commands operate with internal ECC in the active state.

During a PROGRAM operation, the device calculates an ECC code on the 2KB page in the cache register, before the page is written to the NAND Flash array. The ECC code is stored in the spare area of the page in array.

During a READ operation, the page data is read from the array to the cache register, where the ECC code is calculated and compared with the ECC code value read from the array. If a single-bit data error is discovered, the error is corrected in the cache register and only the corrected data is on the output bus.

Min. Byte Address	Max. Byte Address	ECC Protected	Area	Description
000h (0)	1FFh (511)	Yes	Main 0	User data 0 ¹
200h (512)	3FFh (1023)	Yes	Main 1	User data 1 ¹
400h (1024)	5FFh (1535)	Yes	Main 2	User data 2 ¹
600h (1536)	7FFh (2047)	Yes	Main 3	User data 3 ¹
800h (2048)	800h (2048)	No		Reserved
801h (2049)	803h (2051)	No		ECC for main 0 ²
804h (2052)	807h (2055)	Yes		ECC for spare 0 ²
808h (2056)	80Fh (2063)	Yes	Spare 0	User meta data 0 ¹
810h (2064)	810h (2064)	No		Reserved
811h (2065)	813h (2067)	No		ECC for main 1 ²
814h (2068)	817h (2071)	Yes		ECC for spare 1 ²
818h (2072)	81Fh (2079)	Yes	Spare 1	User meta data 1 ¹
820h (2080)	820h (2080)	No		Reserved
821h (2081)	823h (2083)	No		ECC for main 2 ²
824h (2084)	827h (2087)	Yes		ECC for spare 2 ²
828h (2088)	82Fh (2095)	Yes	Spare 2	User meta data 2 ¹
830h (2096)	830h (2096)	No		Reserved
831h (2097)	833h (2099)	No		ECC for main 3 ²
834h (2100)	837h (2103)	Yes		ECC for spare 3 ²
838h (2104)	83Fh (2111)	Yes	Spare 3	User meta data 3 ¹
840h (2112)	FFFh (4095)	No		Reserved

NOTE:


- 1. The user areas must be programmed within a single partial-page programming operation so the NAND Flash device can calculate the proper ECC bytes.
- 2. When internal ECC is enabled, these areas are prohibited to be programming.


Table 10 ECC Protection

128M x 8bit SPI-NAND Flash Memory

Addressing for Program Operation

Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) pages of the block. Random page address programming is prohibited. In this case, the definition of LSB page is the LSB among the pages to be programmed. Therefore, LSB page doesn't need to be page 0.







Operation and Timing Diagram

Read Operations and Serial Output

The command sequence is follows:

- 13h (PAGE READ to cache)
- 0Fh (GET FEATURE command to read the status)
- 0Bh or 03h (READ FROM CACHE x1) / 3Bh (x2) / 6Bh (x4)

PAGE READ command requires 24-bit address with 8 dummy and a 16-bit row address. After row address is registered, the device starts the transfer from the main array to the cache register, and is busy for t_R time. During this time, GET FEATURE command can be issued to monitor the status of the operation. Following a status of successful completion, READ FROM CACHE command must be issued to read the data out of the cache.

READ FROM CACHE command requires 16-bit address with 4 dummy bits and a 12-bit column address for the starting byte. The starting byte can be 0 to 2111, but after the end of the cache register is reached, the data does not wrap around and SO goes to a Hi-Z state.




Figure 9 PAGE READ (13h) Timing

128M x 8bit SPI-NAND Flash Memory




Figure 10 READ FROM CACHE (03h or 0Bh) Timing




Figure 11 READ FROM CACHE x2 (3Bh) Timing



WP#/

SIO2
HOLD#/

High-Z

1

A5U1GA21ASC

128M x 8bit SPI-NAND Flash Memory




Figure 12 READ FROM CACHE x4 (6Bh) Timing

Byte3

Byte4




Figure 13 Serial Output Timing



Program Operations and Serial Input

Page Program

The command sequence is follows:

- 06h (WRITE ENABLE)
- 02h (PROGRAM LOAD x1) / 32h (x4)
- 10h (PROGRAM EXECUTE)
- 0Fh (GET FEATURE command to read the status)

The page program operation sequence programs 1 byte to 2112 bytes of data within a page. If WRITE ENABLE command is not issued (WEL bit is not set), then the rest of the program sequence is ignored. PROGRAM LOAD command requires 16-bit address with 4 dummy and a 12-bit column address, then the data bytes to be loaded into cache register. Only four partial page programs are allowed on a single page. If more than 2112 bytes are loaded, then those additional bytes are ignored by the cache register.

After the data is loaded, PROGRAM EXECUTE command must be issued to transfer the data from cache register to main array, and is busy for tprog time. PROGRAM EXECUTE command requires 24-bit address with 8 dummy bits and a 16-bit row address.




Figure 14 PROGRAM LOAD (02h) Timing



128M x 8bit SPI-NAND Flash Memory




Figure 15 PROGRAM LOAD x4 (32h) Timing



128M x 8bit SPI-NAND Flash Memory




Figure 16 PROGRAM EXECUTE (10h) Timing

128M x 8bit SPI-NAND Flash Memory

Random Data Program

The command sequence is follows:

- 06h (WRITE ENABLE)
- 84h (PROGRAM LOAD RANDOM DATA x1) / 34h (x4)
- 10h (PROGRAM EXECUTE)
- 0Fh (GET FEATURE command to read the status)

The random data program operation sequence programs or replaces data in a page with existing data. PROGRAM LOAD RANDOM DATA command requires 16-bit address with 4 dummy bits and a 12-bit column address. New data is loaded in the column address provided. If the random data is not sequential, then another PROGRAM LOAD RANDOM DATA command must be issued with a new column address. After the data is loaded, PROGRAM EXECUTE command can be issued to start the programming operation.




Figure 17 PROGRAM LOAD RANDOM DATA (84h) Timing



128M x 8bit SPI-NAND Flash Memory




Figure 18 PROGRAM LOAD RANDOM DATA x4 (34h) Timing



128M x 8bit SPI-NAND Flash Memory




Figure 19 Serial Input and tcscl Timing



128M x 8bit SPI-NAND Flash Memory

Internal Data Move

The command sequence is follows:

- 13h (PAGE READ to cache)
- 06h (WRITE ENABLE)
- 84h (PROGRAM LOAD RANDOM DATA x1) / 34h (x4); this is OPTIONAL in sequence.
- 10h (PROGRAM EXECUTE)
- 0Fh (GET FEATURE command to read the status)

The INTERNAL DATA MOVE operation sequence copies or modifies data from page A to page B (page B should have all FFh data). Prior to performing an INTERNAL DATA MOVE operation, the target page content must be read into the cache register. PAGE READ command must be followed with a WRITE ENABLE command to change the contents of memory array.

Erase Operation

The command sequence is follows:

- 06h (WRITE ENABLE)
- D8h (BLOCK ERASE)
- 0Fh (GET FEATURE command to read the status)

BLOCK ERASE command requires 24-bit address with 8 dummy bits and a 16-bit row address. If WRITE ENABLE command is not issued (WEL bit is not set), then the rest of the erase sequence is ignored. After the row address is registered, the control logic automatically controls the timing and the erase-verify operations, and the device is busy for t_{BERS} time. BLOCK ERASE command operates on one block at a time.

128M x 8bit SPI-NAND Flash Memory





Figure 20 BLOCK ERASE (D8h) Timing



Read ID

The device contains a product identification mode, initiated by writing 9Fh to the command register, followed by an address input of 00h. Five read cycles sequentially output the manufacturer code (C8h), and the device code and 3rd, 4th, 5th cycle ID respectively. The command register remains in Read ID mode until further commands are issued to it.







Figure 21 READ ID Timing

Part No.	1 st Cycle (Maker Code)	2 nd Cycle (Device Code)	3 rd Cycle	4 th Cycle	5 th Cycle
A5U1GA21ASC	C8h	21h	7Fh	7Fh	7Fh

Table 11 ID Definition Table

	Description
1 st Byte	Maker Code
2 nd Byte	Device Code
3 rd Byte	JEDEC Maker Code Continuation Code, 7Fh
4 th Byte	JEDEC Maker Code Continuation Code, 7Fh
5 th Byte	JEDEC Maker Code Continuation Code, 7Fh

WP# Timing






Figure 22 WP# Timing



HOLD # Timing

HOLD# input provides a method to pause serial communication with the device but doesn't terminate any READ, PROGRAM, or ERASE operation currently in progress.

Hold mode starts at the falling edge of HOLD# provided SCK is also Low. If SCK is High when HOLD# goes Low, hold mode begins after the next falling edge of SCK. Similarly, hold mode is exited at the rising edge of HOLD# provided SCK is also Low. If SCK is High, hold mode ends after the next falling edge of SCK.

During hold mode, SO is Hi-Z, and SI and SCK inputs are ignored.




Figure 23 HOLD# Timing

Power-Up

During power transitions, $V_{\rm CC}$ is internally monitored. 250us after $V_{\rm CC}$ has reached 2.5V, WP# is taken High, the device automatically performs the RESET command. The first access to the SPI NAND device can occur 1ms after WP# goes High, and then CS# can be driven Low, SCK can start, and the required command can be issued to the device.





Figure 24 Power-Up and RESET Timing

Physical Dimensions (SOIC-16)

Zentel



SYMBOL	MIN.	MAX.
Α	2.35	2.65
A1	0.10	0.25
b	0.35	0.49
С	0.23	0.32
D	10.15	10.45
E	10.05	10.55
E1	7.40	7.60
е	1.27	BSC.
L	0.40	1.00
θ	0,	7*
ccc	0.	10



128M x 8bit SPI-NAND Flash Memory

Important Notice:

Zentel products are not intended for medical implementation, airplane and transportation instrument, safety equipments, or any other applications for life support or where Zentel products failure could result in life loss, personal injury, or environment damage. Zentel customers who purchase Zentel products for use in such applications do so in their own risk and fully agree Zentel accepts no liability for any damage from this improper use.